

PATENT ABSTRACTS OF JAPAN

2

(11)Publication number : 07-336651

(43)Date of publication of application : 22.12.1995

(51)Int.Cl.

H04N 7/01

H04N 7/24

(21)Application number : 06-154280

(71)Applicant : CANON INC

(22)Date of filing : 13.06.1994


(72)Inventor : TAKAYAMA TADASHI

(54) VIDEO PROCESSOR

(57)Abstract:

PURPOSE: To easily eliminate redundant signal components when multiplexed video signals are compressed and transmitted by converting the frame rate of video signals inputted from a video signal input means.

CONSTITUTION: In the composite video signal inputted via video signal input terminals 100 and 103, the frame rates by appearances are reduced by each of frame rate conversion circuits 101 and 104 in accordance with the frame extraction ratio (frame rate conversion ratio) which is preliminarily set within the frame rate conversion circuits 101 and 104 by a system controller 107. In this case, all the video signals of each inputted frame are not transmitted to a video signal multiplexing circuit 106 and the only video signals of the frames extracted at fixed space of 1/2, 1/3 or 1/4 are outputted as video signals for multiplexing. The signals are multiplexed by a video signal multiplexing circuit 106 and are transmitted via a buffer amplifier 108 and a moving image encoding circuit 109.



LEGAL STATUS

[Date of request for examination]

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's

decision of rejection]

[Date of extinction of right]